A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement.

Hua Wang, Antonis Papanikolaou, Miguel Miranda, Francky Catthoor

Browse the full ASPDAC paper archive.