A coherent hybrid SRAM and STT-RAM L1 cache architecture for shared memory multicores.

Jianxing Wang, Yenni Tim, Weng-Fai Wong, Zhong-Liang Ong, Zhenyu Sun, Hai Li

Browse the full ASPDAC paper archive.