Low-power design of sequential circuits using a quasi-synchronous derived clock.

Xunwei Wu, Jian Wei, Massoud Pedram, Qing Wu

Browse the full ASPDAC paper archive.