Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units.

Mimi Xie, Chen Pan, Jingtong Hu, Chengmo Yang, Yiran Chen

Browse the full ASPDAC paper archive.