Optimal Loop Tiling for Minimizing Write Operations on NVMs with Complete Memory Latency Hiding.

Rui Xu, Edwin Hsing-Mean Sha, Qingfeng Zhuge, Yuhong Song, Jingzhi Lin

Browse the full ASPDAC paper archive.