A high-speed FIR digital filter with CSD coefficients implemented on FPGA.

Mitsuru Yamada, Akinori Nishihara

Browse the full ASPDAC paper archive.