Skip to content

A virtual 3-D multipole accelerated extractor for VLSI parasitic interconnect capacitance.

Zhaozhi Yang, Zeyi Wang, Shuzhou Fang

VenueBASPDAC
Year2001
ProceedingsASP-DAC

Browse the full ASPDAC paper archive.