Statistical timing verification for transparently latched circuits through structural graph traversal.

Xingliang Yuan, Jia Wang

Browse the full ASPDAC paper archive.