A performance enhanced dual-switch Network-on-Chip architecture.

Lian Zeng, Takahiro Watanabe

Browse the full ASPDAC paper archive.