Just-In-Time Compilation for Verilog: A New Technique for Improving the FPGA Programming Experience.

Eric Schkufza, Michael Wei, Christopher J. Rossbach

Browse the full ASPLOS paper archive.