Formal Verification of Simulink/Stateflow Diagrams.

Liang Zou, Naijun Zhan, Shuling Wang, Martin Frnzle

Browse the full ATVA paper archive.