A memory interface for multi-purpose multi-stream accelerators.

Sylvain Girbal, Olivier Temam, Sami Yehia, Hugues Berry, Zheng Li

Browse the full CASES paper archive.