Cycle-time aware architecture synthesis of custom hardware accelerators.

Mukund Sivaraman, Shail Aditya

Browse the full CASES paper archive.