A low power front-end for embedded processors using a block-aware instruction set.

Ahmad Zmily, Christos Kozyrakis

Browse the full CASES paper archive.