A shared-way set associative architecture for on-chip caches.

Jos Luis Hamkalo, Andrs Djordjalian, Bruno Cernuschi-Fras

Browse the full CATA paper archive.