Dedicated bus system for the shared-memory multiprocessor.

Wu Woan Kim, Hee-Sik Chun

Browse the full CATA paper archive.