Formal Verification of Hardware Synthesis.

Thomas Braibant, Adam Chlipala

Browse the full CAV paper archive.