Design Verification of a Microprocessor Using Branching Time Regular Temporal Logic.

Kiyoharu Hamaguchi, Hiromi Hiraishi, Shuzo Yajima

Browse the full CAV paper archive.