A fast modular simulator for combinational logic circuits generated by genetic algorithm.
Daniel M. Cabrita, Walter Godoy Jr., Heitor S. Lopes
VenueBCEC
Year2013
ProceedingsIEEE Congress on Evolutionary Computation
DBLP recordconf/cec/CabritaGL13 ↗
Browse the full CEC paper archive.