Enhanced simulated evolution algorithm for digital circuit design yielding faster execution in a larger solution space.

Sadiq M. Sait, Muhammad Al-Ismail

Browse the full CEC paper archive.