Using module-level Evolvable Hardware approach in design of sequential logic circuits.
Yanyun Tao, Jian Cao, Yuzhen Zhang, Jiajun Lin, Minglu Li
VenueBCEC
Year2012
ProceedingsIEEE Congress on Evolutionary Computation
DBLP recordconf/cec/TaoCZLL12 ↗
Browse the full CEC paper archive.