CAIRN 2: An FPGA Implementation of the Sieving Step in the Number Field Sieve Method.

Tetsuya Izu, Jun Kogure, Takeshi Shimoyama

Browse the full CHES paper archive.