Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
CHES
/
Paper
Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm.
Henry Kuo
,
Ingrid Verbauwhede
Venue
A
CHES
Year
2001
Proceedings
CHES
DBLP record
conf/ches/KuoV01 ↗
Browse the full
CHES paper archive
.