Skip to content

A 12 Gbps DES Encryptor/Decryptor Core in an FPGA.

Steven Trimberger, Raymond Pang, Amit Singh

VenueACHES
Year2000
ProceedingsCHES

Browse the full CHES paper archive.