A High Throughput/Gate AES Hardware Architecture by Compressing Encryption and Decryption Datapaths - Toward Efficient CBC-Mode Implementation.

Rei Ueno, Sumio Morioka, Naofumi Homma, Takafumi Aoki

Browse the full CHES paper archive.