Quality-time tradeoffs in simulated annealing for VLSI placement.

Srilata Raman, Benjamin W. Wah

Browse the full COMPSAC paper archive.