A High-Performance Hardware Architecture for a Frameless Stereo Vision Algorithm Implemented on a FPGA Platform.

Florian Eibensteiner, Jrgen Kogler, Josef Scharinger

Browse the full CVPR paper archive.