Verification of VHDL Designs Using VAL.

Larry M. Augustin, Benoit A. Gennart, Youm Huh, David C. Luckham, Alec G. Stanculescu

Browse the full DAC paper archive.