Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Efficient transistor-level timing yield estimation via line sampling.
Hiromitsu Awano
,
Takashi Sato
Venue
A*
DAC
Year
2016
Proceedings
DAC
DBLP record
conf/dac/AwanoS16 ↗
Browse the full
DAC paper archive
.