An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.

Aydin O. Balkan, Gang Qu, Uzi Vishkin

Browse the full DAC paper archive.