Timing optimization of FPGA placements by logic replication.

Giancarlo Beraudo, John Lillis

Browse the full DAC paper archive.