An area estimation methodology for FPGA based designs at systemc-level.

Carlo Brandolese, William Fornaciari, Fabio Salice

Browse the full DAC paper archive.