Skip to content

Boosting the Performance of 3D Charge Trap NAND Flash with Asymmetric Feature Process Size Characteristic.

Shuo-Han Chen, Yen-Ting Chen, Hsin-Wen Wei, Wei-Kuan Shih

VenueA*DAC
Year2017
ProceedingsDAC

Browse the full DAC paper archive.