FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation.

Scott Cromar, Jaeho Lee, Deming Chen

Browse the full DAC paper archive.