Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits.

Srinivas Devadas, Kurt Keutzer

Browse the full DAC paper archive.