Skip to content

A low cost hierarchical system for VLSI layout and verification.

Tom H. Edmondson, Richard M. Jennings

VenueA*DAC
Year1981
ProceedingsDAC

Browse the full DAC paper archive.