Enhancing timing-driven FPGA placement for pipelined netlists.

Kenneth Eguro, Scott Hauck

Browse the full DAC paper archive.