Skip to content

Analysis of placement procedures for VLSI standard cell layout.

Mark R. Hartoog

VenueA*DAC
Year1986
ProceedingsDAC

Browse the full DAC paper archive.