Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction.

Yu Hu, Yan Lin, Lei He, Tim Tuan

Browse the full DAC paper archive.