Skip to content

Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time.

Scott D. Huss, Ronald S. Gyurcsik

VenueA*DAC
Year1991
ProceedingsDAC

Browse the full DAC paper archive.