An accuration delay modeling technique for switch-level timing verification.

Seung Ho Hwang, Young Hwan Kim, A. Richard Newton

Browse the full DAC paper archive.