A hierarchical gate array architecture and design methodology.

M. Iachponi, D. Vail, S. Bierly, A. Ignatowski

Browse the full DAC paper archive.