Word level predicate abstraction and refinement for verifying RTL verilog.

Himanshu Jain, Daniel Kroening, Natasha Sharygina, Edmund M. Clarke

Browse the full DAC paper archive.