Deadlock analysis in the design of data-flow circuits.

Chu S. Jhon, Robert M. Keller

Browse the full DAC paper archive.