Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization.

Hisaaki Katagiri, Keiichi Yasumoto, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi

Browse the full DAC paper archive.