Skip to content

Graph-optimization techniques for IC layout and compaction.

Gershon Kedem, Hiroyuki Watanabe

VenueA*DAC
Year1983
ProceedingsDAC

Browse the full DAC paper archive.