An algorithm to compact a VLSI symbolic layout with mixed constraints.

Yuh-Zen Liao, Chak-Kuen Wong

Browse the full DAC paper archive.