Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction.

Yan Lin, Lei He

Browse the full DAC paper archive.