A layout synthesis system for NMOS gate-cells.

Joseph F. P. Luhukay, William J. Kubitz

Browse the full DAC paper archive.