Low power network processor design using clock gating.

Yan Luo, Jia Yu, Jun Yang, Laxmi N. Bhuyan

Browse the full DAC paper archive.